Thin-film transistor (TFT) backplanes fabricated by using jet printing as the only patterning method are reported. Additive and subtractive printing processes are combined to make 128ϫ 128 pixel active matrix arrays with 340 m pixel size. The semiconductor used, a regioregular polythiophene, poly͓5,5Ј-bis͑3-dodecyl-2-thienyl͒-2,2Ј-bithiophene͔; (PQT-12) is deposited by inkjet printing and exhibits average TFT mobility of 0.06 cm 2 / Vs, on/off ratios of 10 6 , and minimal bias stress. The printed TFTs have high yield with a narrow performance distribution. The pixel design benefits from the registration accuracy of jet printing and it is shown that the electrical performance is suitable for addressing capacitive media displays. A typical active matrix thin-film transistor (AM-TFT) backplane contains one transistor per pixel, in a structure having four to six separate layers composed of conductors, dielectrics, and semiconductors. 1 The desire to reduce the cost of fabrication of flat panel displays has created interest in the application of document printing technologies for the fabrication of TFT arrays in combination with solution processed semiconducting materials.
2-5 However, the fabrication processes must not compromise the electrical addressing requirements of the display media.
Recent materials development together with the better understanding of organic-based transistors enabled solution processed materials that are compatible with flexible substrates to be used in TFT devices. 6 Two examples of polymeric semiconductors that can be processed in ambient conditions and deposited from solution at room temperature are the regioregular polythiophene, poly͓5,5Ј-bis͑3-dodecyl-2 -thienyl͒-2,2Ј-bithiophene͔, (PQT-12) and the poly͑9 -9Јdioctyl-fluorene-co-bithiophene͒ (F8T2) which give TFT mobilities in the order of 0.1 and 0.01 cm 2 / Vs, respectively. 7, 8 A variety of printing approaches has been used to fabricate TFTs. Each has different attributes with advantages and disadvantages regarding registration, process temperature, and device performance. For example, contact printing has been demonstrated for patterning electronics, but tends to have poor registration accuracy for multilayer structures. Patterning techniques using a fixed printing master are illsuited to flexible substrates unless their dimensional stability can be precisely controlled. lnkjet printing on the other hand, is naturally adapted to solve the deformation problems of flexible substrates as the printed features can be continuously registered to the substrate by the use of fiducial marks.
Although other research groups have used inkjet printing as a deposition technique for electronic devices, in each case photolithography or other techniques were used for at least one layer of the device structure. Inkjet printing has been used to deposit polymeric semiconductors onto prepatterned wells for polymer light emitting diodes (PLEDS) and to deposit conducting polymers to form source and drain contacts for transistors. 9, 10 Metal nanoparticles have also been deposited by inkjet printing. [11] [12] [13] While it is obviously possible to use different techniques for different layers of the device, the use of a single printing technique for whole arrays should minimize the cost of fabrication and reduce the complexity of device processing.
In this letter, the fabrication of the first polymer TFT array where jet-printing is used as the only patterning technique is reported. The process uses a combination of subtractive printing for etch-mask definition and additive printing for simultaneous deposition and patterning. The printed polymeric semiconductor is PQT-12 with the structure shown in Fig. 1 . Layer registration is limited only by variations in the directionality of the ejected drop, which can be as small as 5 m.
14,15
A jet-printed etch mask defines the metal electrodes and addressing lines of the pixels.
14 Each of these layers was patterned using printed wax masks and chemical etching, as illustrated by steps 1-4 in Fig. 1 , to form bottom gate TFTs with coplanar source and drain contacts (i.e., contacts deposited after the dielectric and before the semiconductor). This a)
Author to whom correspondence should be addressed; electronic mail: ana.arias@parc.com structure was chosen since the metals and the dielectric layers can be completed before the semiconducting polymer is deposited, thus minimizing the risk of damage to the polymer from subsequent processing.
First, a 100 nm chromium film was deposited onto glass by thermal evaporation and patterned by digital lithography using a Kemamide-based wax ejected from a multiejector piezoelectric printhead. 14 The printed liquid wax, from a piezoelectric print head, freezes on contact with the surface and enables precise feature definition. The dielectric material was 30 nm of silicon oxide on a 200 nm silicon nitride film, deposited using plasma-enhanced chemical vapor deposition (PECVD) at 350°C. The source-drain metal layer, 100 nm gold film with a chromium adhesion layer, was deposited by thermal evaporation and subsequently defined by digital lithography. The surface of the dielectric layer was modified by deposition of a self-assembled monolayer of octyltrichlorosilane (OTS-8) before the semiconductor material was printed on the channel region of the TFTs. Modification of dielectric surface with hydrophobic monolayer improves device performance. 16, 17 An additive jet-printing process, using a separate print head, was used to simultaneously deposit and to pattern the solution-based polymeric semiconductor, completing the bottom-gate TFT device fabrication. Two different print head technologies were used for depositing the semiconductor layer. The first, used for printing small areas, is a nozzle-less acoustic inkjet print head that produces features of 30-40 m of PQT-12 on an OTS treated surface. 18 The second is a commercially available, MicroFab Technologies, piezoelectric print head. Features size of 80-100 m were obtained by using a 60 m nozzle. The size of printed features obtained with this head was comparable to the channel area of the TFTs and one drop of PQT-12 per transistor was sufficient to give good TFT performance. Figure 2 shows a print patterned 128ϫ 128 pixel array, along with optical micrographs of the pixels and the equivalent circuit for the pixel. The pixel size is 340 m, corresponding to display backplanes with resolution of 75 dot per inch (dpi). The TFT contacts are formed by the dataline and the top plate of the storage capacitor. The metal linewidth of about 50 m was determined by the size of the wax drop from the jet printer. Nevertheless, the printing precision of ϳ5 m and good line edge definition allow two lines to be placed closer together than the printed feature size. In Fig.  2(c) , the space between the data line and the storage capacitor plate is smaller than 10 m. The ability to define highresolution gaps, permits short TFT channel lengths and low parasitic capacitances. The channel length 30-50 m was chosen such that the contact resistance, that may be observed for polymer-based TFT with short channel lengths is negligible.
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The printed polymer is precisely confined to the region of the gate electrode between the TFT contacts, as seen in Fig. 2 . Extension of the polymer beyond the gate electrode is detrimental to TFT performance as it causes higher leakage current from the ungated semiconductor. Also, the well defined area of jet-printed PQT-12 prevents the formation of a continuous layer of polymer between TFTs that would form a conductive path and result in significant cross-talk between pixels.
Figure 3(a) shows typical transfer and output currentvoltage characteristics for a TFT taken from a printed array. In the display pixel, the storage capacitor, C ST , is connected to the next gate line. C P is the parasitic capacitance between the gate line and the pixel and C PL contains all the sources of gate line capacitance, of which the main additional capacitance is to the data line and the TFT channel. The devices exhibit a field-effect mobility between 0.05 and 0.10 cm 2 / Vs, and an off current of ϳ10
A, giving an on/ off ratio of ϳ10 6 at V SD = −40 V. The onset voltage is close to 0 V and the subthreshold slope is 75 nF. V / decade cm 2 . The output characteristics show good saturation and no sign of significant contact resistance. In addition, TFTs made with PQT-12 have shown minimal gate bias stress effect. 21 All the parameters obtained for the jet-printed TFTs are similar to those obtained for spin-coated materials on thermal oxide coated silicon substrates. 7, 17 The probe test across the diagonal of the arrays shows a high yield of working TFTs and uniformity in both the on-and off-current. A typical series of measurements, shown in Fig. 3(b) gave an average mobility of 0.06 cm 2 / V s, with a standard deviation of 0.02 cm 2 /V s. These results represent the state of the art of polymer-based transistors showing higher average mobility than solution processed pentacene, 0.02 cm 2 / V s with standard deviation of 0.004 cm 2 / V s, recently used to drive electrophoretic displays. 6 The deviation obtained here, using inkjet printing as the only patterning technique, is very promising and comparable to the deviation obtained by the photolithographic process used by Gelinck et al. 6 Given the demonstrated ability to print polymer TFT arrays, it is important to determine whether the jet-printed designs meet the application needs. Two important parameters controlling the addressing are the pixel RC time constant, t RC , and the feedthrough voltage, V FT , which arises from the parasitic capacitance. Both t RC and V FT demand particular attention for printed polymer arrays, because the process results in larger feature sizes and lower TFT mobility than the conventional arrays, both of which adversely affect these parameters. The pixel storage capacitor is included in the pixel to control V FT , but also reduces t RC . Design optimization is achieved by minimizing the parasitic capacitance while maximizing the mobility. The parasitic capacitance is largely due to the channel capacitance and the overlap between the gate and source-drain metal of the TFT, and both are minimized by accurate positioning of the metals. Hence, the positioning precision of the jet-printing technique, combined with the high intrinsic mobility of PQT-12 compared to other polymers, optimizes the design. Our printing process and pixel design have obtained V FT as low as 1.2 V, for operating gate voltage swing of 20 V.
Another important consideration is the resistance of the address lines. The time constant to address a line is
where R PL and C PL are the total resistance and capacitance of the metal line for one pixel and N is the number of address lines. 1 A small time constant is easy to achieve in a small format array, but the N 2 dependence on the number of lines quickly increases the time constant. Typical values are C PL ϳ 1 -5 pF and R PL ϳ 1-10 ⍀ for a conventional metal, or R PL ϳ 10-100 k⍀ for conducting polymers. With conventional metals, the time-constant remains small enough, around 20 s, even for arrays where N = 1000, while conducting polymers could only address arrays where N ϳ 30. Therefore, the ability to use conventional metals, instead of conducting polymers, 4 is another advantage of the printing approach used here.
It is demonstrated that active matrix TFT backplanes can be fabricated using jet printing as the only patterning technique. The process combines additive printing of a polythiophene semiconductor, with subtractive printing of etch masks for metal address lines. Despite the larger feature size of current inkjet technology, a high performance TFT backplane can be made by taking particular advantage of accurate feature placement and layer-to-layer registration. We expect that a factor of 2-3 reduction in drop diameter is easily achieved in print heads, giving features of ϳ20 m, which would allow further optimization of the pixel design and the resolution limit to be increased. The printed arrays meet the requirements of capacitive display media, showing low time constant. The reliability of commercial jet-printing technology appears consistent with the yield requirements for electronic devices. 
